![xilinx ise 14.7 missing .idata.bin xilinx ise 14.7 missing .idata.bin](https://lifetrg.files.wordpress.com/2019/04/0_users_jbkim_dropbox_hobby_blog_isecentos7_ise-2-4.png)
![xilinx ise 14.7 missing .idata.bin xilinx ise 14.7 missing .idata.bin](https://www.aldec.com/resources/articles/images/Starting_Active-HDL_as_the_Default_Simulator_in_Xilinx_ISE_fig6.png)
Figure 3 illustrates the architecture of the proposed triple-TDC, which consists of a mode-selection module, three TDLs and their corresponding calibration circuits, and a voter module. The proposed triple-TDC implements three separated TDLs with their corresponding calibration circuits. Thus, several schemes have been presented to correct INL or DNL values by using time histograms. In general, the measured integral nonlinearity (INL) and differential nonlinearity (DNL) are important metrics influencing the time linearity. However, an FPGA-based TDC with such a delay line has a complex architecture. An averaging multiple delay line is used to smooth out large quantization errors and thus improve the time resolution. Wave-union TDCs improve the time resolution of FPGA-based TDCs, especially when ultra-wide bins (UWBs) occur in FPGA-based TDCs. Thus, the time-consuming process of manually performing P&R could be avoided. used the command LOC and RLOC to specify the location of delay cells in Xilinx ISE tools, which enabled P&R to be performed automatically with EDA tools. In reference, TDCs with a resolution of 65 and 46.2 ps including time calibration were implemented in an Altera FPGA device and a Xilinx FPGA device, respectively. presented the calibration circuit to implement a TDC having a resolution of 200 ps and a measurement range of 43 ns in a QuickLogic pASIC FPGA device. To improve the linearity in FPGA-based TDC design, Kalisz et al. Consequently, researchers have designed specific calibration circuits to deal with the issue of nonlinearity in FPGA-based TDCs. The time resolution and linearity are important parameters in FPGA-based TDC designs however, the process variation in the fabrication of FPGAs can lead to serious nonlinearity. Numerous researchers have implemented TDCs in field-programmable gate arrays (FPGAs) due to their low cost, low development time, and flexibility. For the application of TOF-PET, it can determine the position accurately by measuring the time difference between the tracer within the response line, and the multi-channel TDCs are required for measuring the time difference accurately to reconstruct the images. Time-to-digital converters (TDCs) are crucial components in scientific applications, such as positron emission tomography (PET), time-of-flight (TOF) image sensors, and light detection and ranging (LiDAR).